Manav Rachna University Faridabad Bachelor of Technology [B.Tech] ECE {Hons.}(Lateral Entry) - VLSI Design & Verification in Association with Truechip: Fees 2027, Course Duration, Dates, Eligibility

Faridabad, HaryanaPrivate UniversityEstd 2004NAAC Grade A++
Collegedunia Team's profile photo

Collegedunia Team

Content Curator | Updated 3+ months ago

B.Tech {Hons.} Electronics and Communication Engineering - VLSI Design & Technology at Manav Rachna University Faridabad is a 4 years, Full Time Degree program offered On Campus.

  • The total fees for the B.Tech {Hons.} Electronics and Communication Engineering - VLSI Design & Technology program at Manav Rachna University Faridabad is ₹ 10.26 Lakhs.
  • Students need to pay ₹ 2.57 Lakhs in the first year.

According to Collegedunia Engineering Ranking 2025, Manav Rachna University Faridabad ranks 312 out of 762 colleges in India with an overall score of 881 out of 2000. India Today Engineering ranking 2025, ranks Manav Rachna University Faridabad at 74 out of 269 in India.

Find detailed Manav Rachna University Faridabad B.Tech {Hons.} Electronics and Communication Engineering - VLSI Design & Technology fees, eligibility, admission dates, cutoff and ranking below.

Course HighlightsDetails
duration4 Years (Full Time)
mode of studyOn Campus
total fees₹ 10.26 Lakhs
median package₹ 4.5 Lakhs
eligibility10+2 +JEE MAINS
entrance testJEE Main

Manav Rachna University Faridabad Latest Updates and News

29 Oct, 2026 Manav Rachna University Admission 2027-28 is open. Apply @manavrachna.edu.in. MRNAT 2027 is scheduled for Jan 16, 2027. Read more.

26 Oct, 2026 JEE Main 2027 Session 1 registration begins @jeemain.nta.nic.in. Register by Nov 22, 2026. Session 1 exam will be held between Jan 20 & 28, 2027. Read News.

JEE Main 2027 Session 2 registrations will be available from Jan 5 to Feb 3, 2027. Session 2 exam is scheduled from Apr 2 to 7, 2027. Read More.

Manav Rachna University Faridabad Important Events

UG/PG1

Manav Rachna University Faridabad Bachelor of Technology [B.Tech] ECE {Hons.}(Lateral Entry) - VLSI Design & Verification in Association with Truechip Fees

Manav Rachna University Faridabad B.Tech {Hons.} Electronics and Communication Engineering - VLSI Design & Technology fees 2026 is ₹ 10.26 Lakhs for the entire course duration.

  • This includes a total tuition fee of ₹ 10.26 Lakhs.
  • Candidates need to pay ₹ 2.57 Lakhs in the first year.
  • Manav Rachna University Faridabad Hostel Fee is ₹ 1.6 Lakhs.
Quota:
Fee TypeTotal Amount (INR)
total academic fee₹10.26 Lakhs
hostel fee₹6.42 Lakhs
total fee₹16.68 Lakhs
* Fees is refundable

Important Dates for Bachelor of Technology [B.Tech] ECE {Hons.}(Lateral Entry) - VLSI Design & Verification in Association with Truechip at Manav Rachna University Faridabad

Important Events

EventsDates
JEE Main 2027 Registration
Oct 24, 2026 - Nov 22, 2026
Ongoing
JEE Main 2027 Notification
Oct 24, 2026 - Nov 22, 2026
Ongoing
JEE Main 2027 Form Correction
Nov 27, 2026 - Nov 29, 2026
Upcoming
Date for MRNAT Examination for Admission 2027 [BE/B.Tech]
Jan 16, 2027
JEE Main 2027 Admit Card
Jan 13, 2027
JEE Main 2027 Exam Dates
Jan 20, 2027
JEE Main 2027 Exam Dates
Jan 24, 2027
JEE Main 2027 Exam Dates
Jan 28, 2027

Important Events

EventsDates
Date for MRNAT Examination for Admission 2027 [BE/B.Tech]
Jan 16, 2027

Important Events

EventsDates
JEE Main 2027 Notification
Oct 24, 2026 - Nov 22, 2026
Ongoing
JEE Main 2027 Registration
Oct 24, 2026 - Nov 22, 2026
Ongoing
JEE Main 2027 Form Correction
Nov 27, 2026 - Nov 29, 2026
Upcoming
JEE Main 2027 Admit Card
Jan 13, 2027
JEE Main 2027 Exam Dates
Jan 20, 2027
JEE Main 2027 Exam Dates
Jan 24, 2027
JEE Main 2027 Exam Dates
Jan 28, 2027
Check entrance exam dates for admission in Bachelor of Technology [B.Tech] ECE {Hons.}(Lateral Entry) - VLSI Design & Verification in Association with Truechip at Manav Rachna University Faridabad -

Do you think the Dates are wrong ?  Report Here

Manav Rachna University Faridabad Bachelor of Technology [B.Tech] ECE {Hons.}(Lateral Entry) - VLSI Design & Verification in Association with Truechip Admission Process

Eligibility Criteria

Comments


No Comments To Show