![St Joseph Engineering College - [SJEC]](https://img.collegedunia.com/public/college_data/images/logos/col15312.jpg?h=71.7&w=71.7&mode=stretch)
SJEC Mangalore BE VLSI FAQs
Ques. What is the total fee for B.E. VLSI Design and Technology at SJEC Mangalore?
Ans. The total fee for B.E. VLSI Design and Technology at SJEC Mangalore is INR 5,68,440 for the four-year programme (INR 1,42,110 per year) under the government (KCET) quota. COMEDK and management quota seats carry higher fees. Hostel and transport charges are payable separately. Karnataka SC and ST students may apply for state tuition fee reimbursement.
Ques. What is the eligibility for B.E. VLSI Design and Technology at SJEC Mangalore?
Ans. Candidates must have passed 10+2 with Physics, Chemistry, and Mathematics from a recognised board with a minimum aggregate of 45% (40% for SC/ST Karnataka-domicile candidates). A valid KCET rank is required for government-quota seats, and a valid COMEDK UGET score for management-quota seats. Students appearing in Class 12 may apply provisionally.
Ques. What is the difference between KCET and COMEDK for BE admission at SJEC?
Ans. KCET (Karnataka CET) is a state government exam that fills Karnataka-resident quota seats at the lowest regulated fee. COMEDK UGET fills management-quota seats at private engineering colleges across Karnataka at a higher fee. SJEC accepts both. KCET candidates register for KEA centralised counselling using CET code E129, while COMEDK candidates register at comedk.org.
Ques. What are the career options after B.E. VLSI Design and Technology from SJEC Mangalore?
Ans. Graduates pursue roles as VLSI design engineer, RTL designer, FPGA developer, layout engineer, and semiconductor verification engineer. M.Tech (VLSI Design or ECE) via Karnataka PGCET is available for higher studies. SJEC’s placement cell connects graduates with companies in Mangalore, Bengaluru, and across India. Core engineering, IT services, and public-sector technical roles are frequent placements for SJEC graduates.
Ques. What is the admission process for B.E. VLSI Design and Technology at SJEC Mangalore?
Ans. Appear for KCET (exam: April 22 to 24, 2026, conducted by KEA) or COMEDK UGET (exam: May 9, 2026) and secure a valid rank or score. KCET candidates register for KEA centralised counselling at cetonline.karnataka.gov.in using CET code E129. COMEDK candidates register at comedk.org and exercise branch preference. On allotment, report to SJEC with original 10+2 documents and entrance scorecard, then pay the prescribed fee to complete VTU enrolment.
Comments